Practitioner's Docket No. 00CXT0725N-1

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#7

In re application of: Duane E. Galbi

Application No.: 09/919,283

Group No.: 2666

Filed: 07/31/2001

Examiner: Robert C. Scheibel

METHOD FOR AUTOMATIC RESOURCE RESERVATION AND COMMUNICATION THAT FACILITATES USING MULTIPLE

PROCESSING EVENTS FOR A SINGLE PROCESSING TASK

MAIL STOP: Office of Petitions

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

PETITION UNDER 37CFR 1.78(a)(3) FOR UNINTENTIALLY DELAYED DOMESTIC PRIORITY CLAIM

The undersigned attorney of record hereby petitions to claim the benefit of the earlier filing date and cross-references to provisional application number 60/221,821; non-provisional application 09/639,915; non-provisional application 09/640,258; and non-provisional application 09/640,231. The specification was amended on March 17, 2004, in response to the Office Action dated January 13, 2004, to include the relationship between the current applications and the related applications.

The entire delay between the date the claim was due under paragraph (a)(5)(ii) of Section 1.78 and the date the claim was filed in the response to the Office Action was unintentional.

Applicant hereby encloses the USPTO credit card payment form for the surcharge set forth in Section 1.17(t).

Respectfully submitted,

03/18/2004 SDENBOB1 00000104 09919283

01 FC:1453

1330.00 OP

SIGNATURE OF PRACTITIONER

Steven L. Webb, Reg. No. 44,395

Phone:(303) 938-9999 ext. 22

Fax: (3

(303) 938-9995

CORRESPONDENCE ADDRESS:

ATTORNEY CONTACT:

Customer No. 036122

PAGE 5/5 * RCVD AT 3/17/2004 5:46:05 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:8729306 * CSID:3039389995 * DURATION (mm-ss):02-04

P. 01

RECEIVED
CENTRAL FAX CENTER

DUFT SETTER OLLILA & BORNSEN LLC

MAR 1 7 2004

Intellectual Property Law Firm

OFFICIAL

2060 Broadway, Suite 300 Boulder, CO 80302 Phone 303-938-9999 Facsimile 303-938-9995

FACSIMILE TRANSMISSION

DATE: March 17, 2004

FROM:

STEVEN L. WEBB, REG. 44,395

TELEPHONE:

TELEPHONE:

(303) 938-9999 ext. 22

NUMBER OF PAGES (including this page):

5 EMAIL:

swebb@dsoblaw.com

TO:

Office of Petitions

USPTO

FAX:

(703) 872-9306

RE:

Application No. 09/919,283

Filed: 7/31/2001

Inventor: Duane E. Galbi

Art Unit: 2666

Examiner: Robert C. Scheibel Docket No.: 00CXT0725N-1

MESSAGE

Attached are the following:

1. Transmittal (one page);

2. Fee Transmittal (one page);

3. USPTO Credit Card Payment Form (one page);

4. Petition Under 37 CFR 1.78(a))3) for Unintentially Delayed Domestic Priority Claim (one page).

MAR 18 2004

IF YOU DO NOT RECEIVE ALL PAGES, PLEASE CALL 303-938-9999

THIS TELECOPY IS INTENDED ONLY FOR THE USE OF THE PERSON TO WHOM IT IS ADDRESSED, AND MAY CONTAIN INFORMATION THAT IS PRIVILEGED, CONFIDENTIAL AND EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAW. IF YOU ARE NOT THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS COMMUNICATION IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS COMMUNICATION IN ERROR, PLEASE IMMEDIATELY NOTIFY US BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE TO US AT THE ABOVE ADDRESS VIA THE U.S. POSTAL SERVICE. THANK YOU.

EMARC17-2004 WED 03:49 PM DUFT SETTER OLLILA BORNS

FAX NO. 3039389995

PTC/SB/21 (08-03)

Approved for use through 07/31/2008, OMB 0851-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

		Application Number	09/919,283;	Confirmation No. 2490		
TRANSMITTAL	Filing Date	7/31/2001				
FORM	First Named Inventor	Duane E. Galbi				
(to be used for all correspondence after initial	Art Unit	2666				
	Examiner Name	Robert C. Scheibel				
Total Number of Pages in This Submission	3	Attorney Docket Number	00CXT0725	5N-1		
	ENCLO	SURES (check all that apply)				
Fee Transmittal Form	☐ Orawing(s)		After Allowance Communication to Group			
☐ Fee Attached	Licens	ing-related Papers	Appeals	Communication to Board of and Interferences		
Amendment / Reply	Petitio	n .	Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)			
After Final		n to Convert to a ional Application	Proprietary Information			
Affidavits/declaration(s)	Power Chang	of Attorney, Revocation ge of Correspondence Address	Status L	etter		
Extension of Time Request	Termi	nal Disclaimer	Other Enclosure(s) (please identify below):			
Express Abandonment Request Information Disclosure Statement		est for Refund				
Certified Copy of Priority Document(s)	Rem	arks				
Response to Missing Parts/ Incomplete Application						
Response to Missing Parts under 37 CFR 1.52 or 1.53						
SIGNA	TURE OF	APPLICANT, ATTORNEY, C	R AGENT			
Firm or Individual name Steven L. Webb, Reg. 44.395						
Signature Sy2Ww						
Date 3/17/04						
		ERTIFICATE OF MAILING				
I hereby certify that this correspondence Service with sufficient postage as first Alexandria, VA 22313-1450 on the date	CISS IIISII	Iti Sii Stiadiche nomineers se.	O or deposited Commissioner	with the United States Postal for Patents, P.O. Box 1450,		
Typed or printed name Laura S. Me						
Signature FOMA	r/-	mulber	Date	3/17/04		
Signature This collection of Information is required by 37 CF process) an application. Confidentiality is government and application and supported applications.	R 1,5. The info d by 35 U.S.C on form to the	ormation is required to obtain or retain a b 122 and 37 CFR 1.14, This collection is USPTO. Time will vary depending upon t	enefit by the publi estimated to 12 m he individual case	ic which is to the tand by the USF10 to hirutes to complete, including eathering. Any comments on the amount of time		

preparing, and submitting the completed application form to the USFTO. This was varied and submitting the complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patern and Trademark Office, you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patern and Trademark Office, you require to complete this form and/or suggestions for This Appress. SEND TO: U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOY SEND FRES OR COMPLETED FORMS TO THIS Appress. SEND TO: U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



MAR-07-2004 WED 03:49 PM DUFT SETTER OLLILA BORNS

PTO/SB/17 (10-03)
Approved for use through 07/31/2006. OMB 0851-0032
U.S. Pelent and Tradamark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid QMB control number.

	Complete If Known				
FEE TRANSMITTAL	Application Number	09/919,283; Confirmation No. 2490 7/31/2001			
for FY 2004	Filing Date				
	First Named Inventor	Duane E. Galbi			
fective 10/01/2003. Patent fees are subject to annual revision.	Examiner Name	Robert C. Scheibel			
pplicant claims small entity status. See 37 CFR 1.27	Art Unit	2666			
AMOUNT OF PAYMENT (E) 1330	Attorney Docket No.	00CXT0725N-1	مد		

TOTAL AMOU	NT OF PAY	MENT (5)	1330		Αποιπε	y Docke	it NO.			
METHOD OF PAYMENT (check all that apply)					PEE CALCULATION (continued)					
				3. AD	3. ADDITIONAL FEES					
☐ Check ☑ Credit card ☐ Money ☐ Other ☐ None Order				Large	Leroe Entity Small Entity					
Deposit Accoun	nt:			1	Fee Code	Fee (5)	Fee Code	Foo (S)	1 00 Dananpuon	Fee Paid
Deposit		•		1	1051	130	2051	65	Surcharge - late filing fee or oath	
Account Number	502622]	1052	50	2052	25	Surcharge - late provisional filing fee or cover aheet.	
				1	1053	130	1063	130	Non-English specification	
Deposit Account	Duft Setter C	Nite & Bornson		1	1912	2,520	1812	2,520	For filing a request for reexamination	
Name				1	1804	920*	1804	920-	Requesting publication of SIR prior to Examiner action	
The Director is at Charge fee(s)	adicated held	NA DOCCIONINA	appiy) by overpayments dency of this application	5 0	1805	1,840*	1805	1,840"	Requesting publication of SIR after Examiner action	
Di Charge any 90	ational ree(s	ow, except for t	he filing fee		1251	110	2251	55	Extension for reply within first month	
to the above-ident	ified deposit	CALCULATION			1252	420	2252	210	Extension for reply within second month	
		CALGULATION			1263	950	2253	475	Extension for raply within third month	
	ILING FEE Small Entity				1254	1,480	2254	740	Extension for reply within fourth	
	Fee Foo	Fee Descript	lon		1255	2.010	2255	1,005	Extension for reply within fifth month	
	Code (\$)		Fee Pak	<u>'</u>	1401	330	2401	165	Notice of Appeal	
1001 770	2001 385	Utility tiling fe		\dashv	1402	330	2402	165	Filling a brief in support of an appeal	
1000	2002 170	Design filing f			1403	290	2403	145	Request for oral hearing	
1000 +++ 1	2003 265 2004 385	Plant filing for Relacue filing		╛	1451	1,510	1451	1,510	Petition to institute a public use proceeding	
	2005 80	ili (snotelvorq	ling fee		1452	110	2452	55	Petition to revive - unavoidable	
'			(\$) 0	_	1453	1,330	2453	665	Petition to revive – unintentional	
	SUBTO	TAL (1)	(3) 0		1501	1,330	2501	665	Utility issue fee (or release)	
2. EXTRA CL	AIM FEES	FOR UTILITY	AND REISSUE		1502	480	2502	240	Dealgn issué fee	<u> </u>
Z. EXTRACE	AIM I LLU	Extra	Fee from 1998		1503	640	2503	320	Plant issue fee	L
		Claims	below Pak	<u>, </u>	1460	130	1480	130	Petitions to the Commissioner	
Total Claims	-20 "	= 0 ;	· 🗀 = 🕒	_	1807	SQ	1807	6 0	Processing fee under 37 CFR 1.17 (c	"
Independent Claims	-3	- o :	= 0		1806	180	1806	180	Submission of Information Disclosure Stmt	, L
Multiple Dependent			= 0		8021	40	8021	40	Recording each patent assignment per property (times number of properties)	
Large Entity Fee Fee	Small E	Fee Fee Day	cription		1809	770	2809	385	Filing a submission after final rejection (37 CFR § 1.129(a))	n
Code (\$) 1202 18	2202	9 Claims	n excess of 20		1810	770	2810	385	For each additional Invention to be examined (37 CFR § 1.129(b))	
1201 66	2201	43 Indepen	dem claims in excess o	T 3	1		280	385	Request for Continued Examination (RC	E) [
1203 290	2203		dependent claim, if not		1801	770		-		\Box
1204 88	2204	43 original			1802	800	180	900	of a design application	
1205 18	2205		ue claims in excess of a ginal patent	and ————————————————————————————————————	Othe	r foo (spe tv 1.117(i	icify) <u>Acc</u>	<u>eptance</u>	of an unintentially delayed claim for	1330
		SUBTOTAL ((\$) 0		-					1330
or number pre	viously paid, if	greater, For Reissi	ms, see above		→ *Red	tuced by	Basic Fil	ing Fêê	Paid SUBTOTAL (3) (\$)	, 2440

				Corr	miete (if applicable)
ĺ	SUBMITTED BY	Steven 1. Webb Registration No. (Alternoy/Agent)	44,395	Tolaphone	(303) 938-9989 ext. 22
ł	Name (Print/Type) Signeture	#151		Date	3/17/04
1	Signatura	STAWS		43	h-a

WARNING: Information on this form may become public. Credit card information ahould not be included on this form. Provide credit card information and surhorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an This collection is entired by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, propering, and submitting the application. Confidentiallty is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, and submitting the application form to the USPTO. Time will vary depending upon the included case. Any comments on the amount of time you require to complete this form and/or suggestions completed application form to the USPTO. Time will vary depending upon the including comments on the amount of time you require to complete this form and/or suggestions completed gathering, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandra, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND YO: Commissioner for Patents, P.O. Box 1450, Alexandra, VA 22313-1450.

If you need assistance in completing this form, call 1-800-PTO-9199 (1-800-PTO-9199) and select option 2.

Group No.: 2666





Practitioner's Docket No. 00CXT0725N-1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Duane E. Galbi

Application No.: 09/919,283

Filed: 07/31/200

07/31/2001 Examiner: Robert C Scheibel

For: METHOD FOR AUTOMATIC RESOURCE RESERVATION AND COMMUNICATION THAT FACILITATES USING MULTIPLE PROCESSING EVENTS FOR A SINGLE PROCESSING TASK

Mail Stop: Non-Fee Amendment Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

Response to Office Action

This is in response to the Office Action dated January 13, 2004.

RECEIVED CENTRAL FAX CENTER

DUFT SETTER OLLILA & BORNSEN LLC MAR 1

MAR 1 7 2004

Intellectual Property Law Firm

2060 Broadway, Suite 300 Boulder, CO 80302 Phone 303-938-9999 Facsimile 303-938-9995



FACSIMILE TRANSMISSION

STEVEN L. WEBB, REG. 44,395

TELEPHONE:

TELEPHONE:

DATE: March 17, 2004

(303) 938-9999 ext. 22

NUMBER OF PAGES (including this page):

13 EMAIL:

swebb@dsoblaw.com

TO:

FROM:

Non-Fee Amendment

USPTO

FAX:

(703) 872-9306

RE:

Application No. 09/919,283

Filed: 7/31/2001

Inventor: Duane E. Galbi

Art Unit: 2666

Examiner: Robert C. Scheibel Docket No.: 00CXT0725N-1

MESSAGE

Attached are the following:

1. Transmittal (one page);

2. Response to Office Action dated January 13, 2004 (11 pages).

IF YOU DO NOT RECEIVE ALL PAGES, PLEASE CALL 303-938-9999

THIS TELECOPY IS INTENDED ONLY FOR THE USE OF THE PERSON TO WHOM IT IS ADDRESSED, AND MAY CONTAIN INFORMATION THAT IS PRIVILEGED, CONFIDENTIAL AND EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAW. IF YOU ARE NOT THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS COMMUNICATION IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS COMMUNICATION IN ERROR, PLEASE IMMEDIATELY NOTIFY US BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE TO US AT THE ABOVE ADDRESS VIA THE U.S. POSTAL SERVICE. THANK YOU

PTC/SB/21 (08-03)

Approved for use through 07/S1/2006. OMB 0651-0031


U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. 00/010 283: Confirmation No. 2490

·		Application Number	LIBIS 18,203, C	Commission No. 2430		
TRANSMITTAL	Filing Date	7/31/2001 Duane E. Galbi 2666				
FORM	First Named Inventor					
(to be used for all correspondence after Initia	Art Unit					
	Examiner Name	Robert C. Scheibel				
otal Number of Pages in This Submission	11	Attorney Docket Number	00CXT0725N	-1		
	ENCLO	SURES (check all that apply)				
		☐ Drawing(s)		After Allowance Communication to Group		
Fee Attached	Licensing-related Papers		Appeal Con Appeals an	nmunication to Board of d Interferences		
Amendment / Reply	Petition	n	Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)			
After Final		n to Convert to a ional Application	Proprietary Information			
Affidavits/declaration(s)	Power Chang	of Attomey, Revocation e of Correspondence Address	Status Lette	er		
Extension of Time Request	☐ Terminal Disclaimer ☐ Request for Refund		Other Enclosure(s) (please identify below):			
Π -						
Express Abandonment Request	CD, NI	umber of CD(s)				
Information Disclosure Statement	***					
Certified Copy of Priority Document(s)	Remarks It is believed that no fees are due in this matter. However, if it is determined that fees are due, the Commissioner is authorized to debit Deposit Account No. 502622 for the required fees.					
Response to Missing Parts/ Incomplete Application						
Response to Missing Parts under 37 CFR 1.52 or 1.53	tor are rev	den on 1000.		,		
SIGNAT	TURE OF	APPLICANT, ATTORNEY, C	R AGENT			
Firm or Individual name Steven L.Webb, Reg.	44,395					
Signature Staw						
Date 3/17/04						
	CE	RTIFICATE OF MAILING				
I hereby certify that this correspondence i Service with sufficient postage as first of Alexandria, VA 22313-1450 on the date sh	il lism zask	n an envelope addressed to: C	or deposited with commissioner for	h the United States Postal Patents, P.O. Box 1450.		
Typed or printed name Laura S. Mellb	olom					

preparing, and submitting the completed application form to the USPTO. It me will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, cell 1-800-PTO-9199 and select option 2.



Please amend the paragraph on page 1 entitled "related applications:" such that the results are as follows:

Related Applications:

- 1) The current non-provisional application claims priority from provisional Application serial number application 60/221,821 entitled "Traffic Stream Processor" filed on July 31, 2000.
- 2) The current application is a continuation of the non-provisional Application serial number application 09/639,915 entitled "Integrated Circuit that Processes Communication Packets with Scheduler Circuitry that Executes Scheduling Algorithms based on Cached Scheduling Parameters" filed on August 16, 2000 which claims priority of the provisional application number 60/149,379 filed on 8/17,1999 entitled "High speed communication processing device for internet protocol, asynchronous transfer mode, frame relay, and sonnet communications".
- 3) The current application is a continuation of the non-provisional Application serial number-application 09/640,258 entitled "Integrated Circuit that Processes Communication Packets with Co-Processor Circuitry to Determine a Prioritized Processing Order for a Core Processor" filed on August 16, 2000 which claims priority of the provisional application number 60/149,379 filed on 8/17,1999 entitled "High speed communication processing device for internet protocol, asynchronous transfer mode, frame relay, and sonnet communications".
- 4) The current application is a continuation of the non-provisional Application serial number application 09/640,231 entitled "Integrated Circuit that Processes Communication Packets with Co-Processor Circuitry to Correlate a Packet Stream with Context Information" filed on August 16, 2000 which claims priority of the provisional application number 60/149,379 filed on 8/17,1999 entitled "High speed communication processing device for internet protocol, asynchronous transfer mode, frame relay, and sonnet communications".

The content of the above applications is hereby incorporated herein by reference.

Please amend the paragraph starting on line 18 of page 10 such that the results are:

In operation, receive interface 106 receives new packets from communication system 101, and scheduler 105 initiates transmissions of previously received packets that are typically stored in memory 103. To initiate packet handling, receive interface 106 and scheduler 105 transfer requests to co-processor circuitry 107. Under software control, core processor 104 may also request packet handling from co-processor circuitry 107. Co-processor circuitry 107 fields the requests, correlates the packets with their respective context information, and creates a prioritized work queue for core processor 104. Core processor 104 processes the packets and context information in order from the prioritized work queue. Advantageously, co-processor circuitry 107 operates in parallel with core processor 104 to offload the context correlation and prioritization tasks to conserve important core processing capacity. In response-to packet handling, core processor 104 typically initiates packet transfers to either memory 103 or communication system 102. If the packet is transferred to memory 103, then core processor instructs scheduler 105 to schedule and initiate future packet transmission or processing. Advantageously, scheduler 105 operates in parallel with core processor 104 to offload schoduling tasks and conserve important core processing capacity:

In response to packet handling, core processor 104 typically initiates packet transfers to either memory 103 or communication system 102. If the packet is transferred to memory 103, then core processor 104 instructs scheduler 105 to schedule and initiate future packet transmission or processing. Advantageously, scheduler 105 operates in parallel with core processor 104 to offload scheduling tasks and conserve important core processing capacity.

Please amend the paragraph starting on line 1 of page 28 such that the results are:

The system is setup so that if step 922 is delayed by stalls in the system such that this event request is really processed after 912 happens, the data buffer is reserved using in-use counts by the 921 operation until the 922 operation can take place. This assures that independent of the relative timing of 922 and 912 this is not time between 912 and 922 that the value of the data buffer's in-use count allows this passed data buffer to be viewed as an unassigned data buffer. The effective reservation of this data buffer by incrementing the in is-use count when the event request 921 is posted, assures that no intervening event request can mistakenly view this data buffer as unassigned and reallocate this data buffer

Amendments to the Claims

Please amend the claims such that the results are:

1. (Original) An integrated circuit for processing events related to communication packets, said integrated circuit comprising:

a core processor configured to execute software to process a series of communication packets, the processing of each packet being an event and having associated data and context information; and

a co-processor comprising a plurality of state information buffers for storing state information associated with events wherein each of said state information buffers having an in-use counter indicating the number of events associated with the contents of said buffer.

- 2. (Original) The integrated circuit of claim 1 wherein said co-processor comprises a plurality of context buffers for storing context information associated with a plurality of events.
- 3. (Original) The integrated circuit of claim 2 wherein said co-processor comprises an in-use counter associated with each of said context buffers.
- 4. (Original) The integrated circuit of claim 1 wherein said co-processor comprises a plurality of data buffers for storing data.
- 5. (Original) The integrated circuit of claim 4 wherein said co-processor comprises an in-use counter associated with each of said data buffers.
- 6. (Original) The integrated circuit of claim 1 wherein said integrated circuit comprises a plurality of data buffers each having an in-use counter whereby data can be transferred from one event to another event by changing information in a data buffer.

- 7. (Original) The integrated circuit of claim 1 wherein said integrated circuit comprises a plurality of buffers for data associated with events and a plurality of buffers for context associated with events.
- 8. (Original) The integrated circuit of claim 7 wherein said integrated circuit comprises an in-use counter associated with each of said buffers.
- 9. (Original) The integrated circuit of claim 1 wherein said co-processor comprises a plurality of data only information buffers, a plurality of context information buffers, an in-use counter for each of said data only buffers and an in-use counter for each of said context buffers.
- 10. (Original) The integrated circuit of claim 9 where data can be passed from one event to another event by changing the data in one of said state information buffers.
- 11. (Original) A method of processing events related to communication packets in an integrated circuit which includes a core processor and a co-processor having a state information buffer for storing state information for an event separate from the data associated with said event, said state information buffer having an associated in use counter, the method comprising:

incrementing the in-use counter associated with said state information buffer when an event is associated with said state information buffer; and

decrementing the in-use counter of said state information buffer when said event associated with said buffer is finished.

12. (Original) The method of claim 11 wherein said integrated circuit comprises a plurality of state information buffers.

13. (Original) The method of claim 11 wherein said integrated circuit comprises a context buffer and an in-use counter for said context information buffer and the method further comprises:

incrementing the in-use counter associated with said context buffer when an event is associated with said context buffer; and

decrementing the in-use counter of said context buffer when said events associated with said context buffer is finished.

- 14. (Original) The method of claim 11 wherein said integrated circuit comprises a data only buffer to store data associated with an event.
- 15. (Original) The method of claim 11 wherein said integrated circuit comprises a data only buffer to store data associated with an event and an in-use counter associated with said data only buffer and the method further comprises:

incrementing the in-use counter associated with said data buffer when an event is associated with said data buffer; and

decrementing the in-use counter of said data buffer when said event associated with said data buffer is finished.

- 16. (Original) An integrated circuit for processing events associated with communication packets which includes a core processor and a co-processor, the improvement which comprises, separate buffers for data and state information and inuse counters for all of said buffers, whereby the contents of a data can be passed from one event to another event, each of said events having state information in a separate state information buffer.
- 17. (Original) The integrated circuit of claim 16 which includes context information buffers.
- 18. (Original) The integrated circuit of claim 17 which includes in-use counters for said context information buffers.

- 19. (Original) The integrated circuit of claim 16 including a plurality of data buffers and a plurality of state information buffers.
- 20. (Currently amended) The integrated circuit of claim 16 which includes a plurality of data buffers, a plurality of state information buffers and a plurality of context information buffers, each of said plurality of data buffers and each of said plurality of state information buffers and each of said plurality of context buffers having an in-use counter which is increments incremented when an event is associated with the one of the plurality of data buffers or with one of the plurality of state information buffers or with one of said plurality of context buffers and decremented when an event is finished utilizing the one of the plurality of data buffers or with one of the plurality of state information buffers or with one of said plurality of context buffer.
- 21. (Original) An integrated circuit for processing events related to communication packets, said integrated circuit comprising:
- a core processor configured to execute software to process a series of communication packets, the processing of each packet being an event and having associated data, state and context information; and
- a co-processor having a plurality buffers which separately store data, state and context information associated with events wherein each of said data, state and context buffers having an in-use counter indicating the number of events associated with said buffer.

<u>Remarks</u>

Claims 1-21 are pending and rejected. Applicants traverses the rejection of claims 1-21 and requests allowance of claims 1-21.

The related application paragraph in the specification has been amended to include the relationship between the current application and the related applications. A petition for an unintentionally delayed benefit claim is included in the reply to this office action.

The specification has been amended to correct the informalities noted by the examiner.

Claim 20 is objected to because the phrase "is increments" on line 4 is incorrect. Claim 20 has been amended to correct for this informality.

Claims 16 and 20 are rejected under 35 UNC 112, second paragraph, as being indefinite. The examiner objected to the phrase "the improvement" in line 3 of claim 16. Claim 16 is a Jepson type claim and the phrase "the improvement which comprises" is the transition phrase (see 37 CFR 1.75(e)). Claim 20 has been amended to correct the antecedent basis problem.

Claim 1 has been rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,373,846 to Daniel et. al. in view of US 5,896,511 to Manning et. al. The prior art reference (or references when combined) must teach or suggest all the claim limitations. In re Royka, 490 F.2d 981, 180 USPQ 580 (CCPA 1974). Claim 1 has the limitation for "a co-processor comprising a plurality of state information buffers for storing state information associated with events wherein each of said state information buffers having an in-use counter indicating the number of events associated with the contents of said buffer". The state information stored in the state information buffers "includes a data buffer pointer, a context pointer, context validity bit, requester indicator, port status, a channel descriptor loaded indicator" (see page 13, lines 22 – 25). In addition to the state information, the state information buffers store an indication (a count) of the number of events the number of events associated with the contents of said buffer.

The buffers in Manning are not state information buffers and do not store state information associated with events. The buffers in Manning are counters. The counters store the number of buffers being used in a link or connection between two processors on different chips in different devices. For example "Link_Buffer_Counter 62 provides an

indication of the number of buffers in the downstream element which are currently being used by all connections..." (see column 10, lines 6-10). The counters in Manning do not store any state information as required by claim 1. Furthermore, the buffers in Manning are not in the co-processor, the buffers in manning are implemented in external RAM associated with the FSPP processor (see column 9, lines 44-46). Because the buffers in Manning are external to the co-processor and do not store state information in addition to a count, the examiner has not established the requirements for a *prima facie* case for obviousness and claim 1 is allowable as written.

Claims 2 – 10 depend on allowable claim 1. If an independent claim is nonobvious under 35 U.S.C. 103, then any claim dependent therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988). Therefore claims 2 – 10 are also allowable.

Claim 11 has been rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,373,846 to Daniel et. al. in view of US 5,896,511 to Manning et. al. Claim 11 has the limitation of a co-processor having state information buffers for storing state information and having an associated in use counter for the state information buffers. Therefore the arguments for claim 1 (above) apply to claim 11. Therefore claim 11 is allowable as written.

Claims 12 – 15 depend on allowable claim 11. Therefore claims 12 – 15 are also allowable.

Claim 16 has been rejected under 35 U.S.C. 103(a) as being unpatentable over US 6,373,846 to Daniel et. al. in view of US 5,896,511 to Manning et. al. and in further view of US 6,310,879 to Zhou et. al. Claim 16 contains the requirement for state information buffers with an in-use counter. Zhou does not teach state information buffers with in use counters. As described for claim 1 (above) Manning does not contain state information buffers with in use counters. Therefore claim 16 is allowable as written.

Claims 17 - 20 depend on allowable claim 16 and are therefore allowable.

Claim 21 has the limitation for a co-processor having buffers to store state information where the state information buffers have an in use counter. The arguments for claim 16 (above) therefore apply to claim 21 and claim 21 is allowable as written.

This application is now considered to be in condition for allowance and applicants respectfully request allowance of claims 1-21.

SIGNATURE OF PRACTITIONER

Steven L. Webb, Reg. No. 44,395 Duft Setter Ollila & Bornsen LLC Telephone: (303) 938-9999 ext. 22

Facsimile: (303) 938-9995

Correspondence address:

CUSTOMER NO. 036122